

FIG. 1A




FIG. 1B




FIG. 1C




FIG. 1D




FIG. 2 A




FIG. 2 B




FIG. 3 A




FIG. 3 B




FIG. 3 C




FIG. 4 A




FIG. 4 B




FIG. 4 C




FIG. 5 A




FIG. 5 B




FIG. 6 A




FIG. 6 B




FIG. 7 A





FIG. 7 B



FAULT ABSENT : $i_{DDT}(T' + \tau_0) \leq I'$

FAULT PRESENT : $i_{DDT}(T' + \tau_0) > I'$

FIG. 8

INTEGRAL OF THE TRANSIENT POWER SUPPLY CURRENT




FIG. 9 A




FIG. 9 B




FIG. 9 C




FIG. 10




FIG. 11




FIG. 12





FIG. 13



00000000000000000000000000000000

FIG. 14





FIG. 15

FIG. 16



006666022-363200

FIG. 17

TEST PATTERN SEQUENCE IDENTIFIER	INPUT TERMINAL I1 I2 I3	INTERNAL SIGNAL LINE 1 2 3 4 5 6 7 8 9 10 11 12	OUTPUT TERMINAL 01 02	FAULT-DETECTABLE INTERNAL SIGNAL LINE
T1	0 0 R 0 0 R R 1 1 1 1 F	0 0 R R R 1 1 1 1 F	1 F	L3, L5, L12
T2	0 1 R 0 1 R R 1 F F F	0 1 R R 1 F F F	F F	L3, L4, L5, L7, L8, L9, L10, L11, L12
T3	1 0 R 1 0 R R R 0 1 0 0 0 0 0 0 0 0 0 0	1 0 R R R 0 1 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	-
T4	1 1 R 1 1 R R 0 F 0 0 0 0 0 0 0 0 0 0 0 0	1 1 R R R 0 F 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	L3, L4
T5	0 R 0 0 R 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 R 0 0 R 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	-
T6	0 R 1 0 R 1 1 1 F F F F 0 F 0 F 0 F 0 F 0 F 0	0 R 1 0 R 1 1 1 F F F F 0 F 0 F 0 F 0 F 0 F 0 F 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	L2, L7, L8, L9, L11
T7	1 R 0 1 R 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 R 0 1 R 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	-
T8	1 R 1 1 R 1 1 1 0 F 0 0 0 0 0 0 0 0 0 0 0 0	1 R 1 1 R 1 1 1 0 F 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	L2
T9	R 0 0 R 0 0 0 0 F 1 F F F F F F F F F F F F	R 0 0 R 0 0 0 0 F 1 F F F F F F F F F F F F	F F	L1, L6, L8, L9, L10, L11, L12
T10	R 0 1 R 0 1 1 F 1 F F F 0 F 0 F 0 F 0 F 0 F 0	R 0 1 R 0 1 1 F 1 F F F 0 F 0 F 0 F 0 F 0 F 0 F 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	L1, L6, L8, L9, L11
T11	R 1 0 R 1 0 0 0 F 1 F F F F F F F F F F F F	R 1 0 R 1 0 0 0 F 1 F F F F F F F F F F F F	F F	L1, L6, L8, L9 L10, L11, L12
T12	R 1 1 R 1 1 1 F 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	R 1 1 R 1 1 1 F 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	L1
:	:	:	:	:

FIG. 18





FIG. 19



002201P-206960

FIG. 20





FIG. 21



002207P-220066960

FIG. 22





FIG. 23




09669072402200

FIG. 24

FIG. 25

TEST PATTERN SEQUENCE IDENTIFIER	INPUT TERMINAL	INTERNAL SIGNAL LINE	OUTPUT TERMINAL	FAULT-DETECTABLE PATH
T1	1 2 3	1 2 3 4 5 6 7 8 9 10 11 12	1 2	<I3, L3, L5, L12, 02>
T2	0 0 R	0 0 R R R 1 1 1 1 F	F F	<I3, L3, L5, L12, 02>
	0 1 R	0 1 R R R 1 F F F F	F F	<I3, L3, L4, L7, L8, L9, L11, 01> <I3, L3, L4, L7, L8, L10, L12, 01>
T3	1 0 R	1 0 R R R 0 1 0 0 0 0 0 0	0 0	-
T4	1 1 R	1 1 R R R 0 F 0 0 0 0 0 0	0 0	-
T5	0 R 0	0 R 0 0 0 1 1 1 1 1 1 1 1	1 1	-
T6	0 R 1	0 R 1 1 1 F F F F 0	F 0	<I2, L2, L7, L8, L9, L11, 01>
T7	1 R 0	1 R 0 0 0 1 0 0 0 0 0 0 0	0 0	-
T8	1 R 1	1 R 1 1 0 F 0 0 0 0 0 0 0	0 0	-
T9	R 0 0	R 0 0 0 F 1 F F F F F F	F F	<I1, L1, L6, L8, L9, L11, 01> <I1, L1, L6, L8, L10, L12, 02>
T10	R 0 1	R 0 1 1 F 1 F F F 0	F 0	<I1, L1, L6, L8, L9, L11, 01>
T11	R 1 0	R 1 0 0 0 F 1 F F F F	F F	<I1, L1, L6, L8, L9, L11, 01> <I1, L1, L6, L8, L10, L12, 02>
T12	R 1 1	R 1 1 1 F 0 0 0 0 0 0 0 0	0 0	-
:	:	:	:	:
:	:	:	:	:

FIG. 26



00200020000000000000000000000000

FIG. 27

00220T 22066960




FIG. 28

